Summary
Paolo Spallaccini is a Technical Architect with over 9 years in senior roles and a two-decade track record in embedded systems, DSP and telecoms, currently shaping O-RAN ML/AI RIC applications and GPU-accelerated vRAN solutions at HCLTech. He combines hands-on algorithm and FPGA design experience with strategic leadership of medium-to-large multicultural engineering teams, repeatedly delivering PoCs and products showcased at MWC and ONF events. Paolo holds multiple patent filings (five as first inventor) and a strong publication/presentation record, reflecting a pragmatic research-to-product mindset. Deeply versed in SDN/NFV, container orchestration, Open-RAN, 5G/Wi‑Fi architectures and parallel/GPU computing, he excels at translating complex requirements into deployable systems. Colleagues rely on his ability to bridge sales, R&D and standards communities—an asset in fast-evolving, high-stakes telecom programs.
9 years of coding experience
15 years of employment as a software developer
Physics, Physics at Università degli Studi di Pisa
MSEE, Engineering, Full Marks, MSEE, Engineering, Full Marks at Università degli Studi di Perugia
Liceo Scientifico Statale " G.Galilei", Perugia
French, English, Italian