Parker Ridd is a Senior Silicon RTL Design Engineer with 12 years of experience designing power- and test-focused RTL for high-performance SoCs, currently driving silicon infrastructure and System Fuse Controller IP at Microsoft. He combines hands-on SystemVerilog architecture with Python-driven testbenches and automation, and has a track record of improving RTL modularity and debug flows from his prior SoC work at Intel. Parker pairs rigorous engineering with practical tooling—maintaining documentation sites with Hugo/Azure, mentoring new hires, and accelerating ramp-up with concise reference materials. His background in FPGA reliability research and a history of speeding a large open-source project ninefold reveal a knack for performance tuning across hardware and software. Now also a J.D. candidate, he brings a rare mix of technical depth and emerging legal training that positions him well for policy, IP, or compliance-facing engineering roles.
12 years of coding experience
7 years of employment as a software developer
High School Diploma, High School Diploma at The Woodlands High School
BS in Computer Engineering CET-Electrical/Computer Engineering Minor in Spanish Minor in Computer Science, BS in Computer Engineering CET-Electrical/Computer Engineering Minor in Spanish Minor in Computer Science at Brigham Young University
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Parker Ridd - Senior Silicon RTL Design Engineer at Microsoft