Peter Birch

Silicon Engineer at XTX Markets

Bristol, England, United Kingdom
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

👤
Senior
🎓
Top School
Peter Birch is a silicon engineer with 12 years' experience designing and delivering high-performance ASICs and accelerators, currently at XTX in Bristol. He has led hardware and software co-design efforts—most recently as VP of Engineering at VyperCore—building a runtime-accelerating hardware platform that targets managed languages like Python and C# with up to 5x performance gains. His background spans microarchitecture, RTL and front-end design, verification flows and internal EDA tooling from roles at Graphcore and Blu Wireless, where he shipped modem SoCs and brain-scale AI systems. Peter combines hands-on RTL and firmware work with technical leadership across architecture, verification and physical implementation teams, and has a Cambridge M.Eng. in Electronics and Information Sciences. A detail often missed: he has repeatedly owned and improved end-to-end front-end design and verification flows, making him as fluent in engineering infrastructure as in IP block design.
code12 years of coding experience
job9 years of employment as a software developer
bookMaster of Engineering (M.Eng.) Electronics and Information Sciences, Master of Engineering (M.Eng.) Electronics and Information Sciences at University of Cambridge
bookNorth Bristol Post 16 Centre
github-logo-circle

Github Skills (37)

systemverilog9
simulation9
verilog9
verification9
hdl9
job-runner8
python8
firmware8
eda8
hardware8
gitweb7
brightscript7
cgit6
svn6
plugin6

Programming languages (4)

SystemVerilogVerilogPHPPython

Github contributions (5)

github-logo-circle
Intuity/forastero

Jul 2023 - Apr 2025

Making cocotb testbenches that bit easier
Contributions:14 reviews, 45 PRs, 106 pushes in 1 year 9 months
hdlpythonsimulationsystemverilogverilog
Intuity/packtype

Sep 2021 - Mar 2025

Packed data structure specifications for multi-language hardware projects.
Contributions:9 releases, 9 reviews, 29 PRs in 3 years 7 months
firmwarehardwarepythonrtlsystemverilog
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Peter Birch - Silicon Engineer at XTX Markets