Peter Monsson is a Senior Design Verification Engineer with 14 years of experience delivering digital ASIC and FPGA designs from whiteboard concept to tape-out across process nodes from 0.18µm to 16nm. He combines deep RTL and verification expertise (SystemVerilog, SVA, UVM/VMM) with practical software engineering experience to reduce debug time and keep projects on schedule. His track record includes six taped-out ASICs, high-performance superscalar pipeline and floating-point datapath design, and area- and delay-optimized implementations down to a few hundred gates. A resident UVM mentor and contributor to UVM releases, he brings systematic CDC and verification planning practices that make tape-outs predictable. Based in Copenhagen, he has operated successfully as an independent consultant and in senior roles at Marvell, Analog Devices and Kandou, emphasizing early RTL quality improvements to accelerate time-to-market. Colleagues rely on him when a chip must ship on schedule with high quality.
14 years of coding experience
6 years of employment as a software developer
High School Diploma, Mathematics, High School Diploma, Mathematics at Amtsgymnasiet i Roskilde
Took courses for BSCS, Computer Science, Took courses for BSCS, Computer Science at Purdue University
Contributions:3 PRs, 64 pushes, 17 branches in 1 year 8 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.