Peter Monsson

Senior Design Verification Engineer

Copenhagen, Capital Region of Denmark
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

👤
Senior
🎓
Top School
Peter Monsson is a Senior Design Verification Engineer with 14 years of experience delivering digital ASIC and FPGA designs from whiteboard concept to tape-out across process nodes from 0.18µm to 16nm. He combines deep RTL and verification expertise (SystemVerilog, SVA, UVM/VMM) with practical software engineering experience to reduce debug time and keep projects on schedule. His track record includes six taped-out ASICs, high-performance superscalar pipeline and floating-point datapath design, and area- and delay-optimized implementations down to a few hundred gates. A resident UVM mentor and contributor to UVM releases, he brings systematic CDC and verification planning practices that make tape-outs predictable. Based in Copenhagen, he has operated successfully as an independent consultant and in senior roles at Marvell, Analog Devices and Kandou, emphasizing early RTL quality improvements to accelerate time-to-market. Colleagues rely on him when a chip must ship on schedule with high quality.
code14 years of coding experience
job6 years of employment as a software developer
bookHigh School Diploma, Mathematics, High School Diploma, Mathematics at Amtsgymnasiet i Roskilde
bookTook courses for BSCS, Computer Science, Took courses for BSCS, Computer Science at Purdue University
bookTechnical University of Denmark
languagesEnglish, Danish, German
stackoverflow-logo

Stackoverflow

Stats
103reputation
7kreached
0answers
1question
github-logo-circle

Github Skills (28)

verilog10
systemverilog10
simulator10
saas10
systemc10
verilator10
lint10
cpp10
rails9
ruby-on-rails8
ruby7
visio6
methodology6
windows6
verification5

Programming languages (6)

SystemVerilogC++VHDLRustRubyPython

Github contributions (5)

github-logo-circle
PeterMonsson/verilator

Dec 2019 - Apr 2023

Verilator open-source SystemVerilog simulator and lint system
Contributions:20 PRs, 45 pushes, 5 branches in 3 years 4 months
simulatorsystemveriloglintverilator
PeterMonsson/svunit

Feb 2022 - Nov 2023

Contributions:3 PRs, 64 pushes, 17 branches in 1 year 8 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial