Summary
Pradheep Kaliraj is an ASIC Verification Engineer with 7 years of hands-on experience in RTL design, functional and mixed-signal verification, and on-chip interconnects, currently working at Google in San Jose. He has led metric-driven verification programs for automotive and power-management ICs, architecting reusable UVM testbenches, writing SV assertions, and applying formal techniques to accelerate verification and meet ISO26262/ASIL requirements. His background spans DRAM and PHY IPs through power and USB/BMS designs, giving him deep expertise in protocol interfaces (I2C, SPI, UART, DDR4) and analog–digital co-simulation using Verilog-AMS and EEnets. Pradheep pairs practical pre/post-silicon debug and ATE vector generation with automation of regression flows, and his grad research on photonic NoC reliability reflects a longstanding interest in computer architecture and interconnect performance. He brings a mix of methodological rigor and cross-disciplinary collaboration, often working closely with analog designers and vendors to integrate verification IP and models.
7 years of coding experience
10 years of employment as a software developer
Master of Science, Computer engineering, Master of Science, Computer engineering at Rochester Institute of Technology
Anna University, Chennai
English