Rajdeep Mukherjee

Senior Applied Scientist at Amazon Web Services (AWS)

San Jose, California, United States
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

👤
Senior
🎓
Top School
Rajdeep Mukherjee is a Senior Applied Scientist at AWS with 11 years of experience building production-grade program analysis and formal verification tooling, currently contributing to developer-facing services like CodeWhisperer and CodeGuru. He holds a PhD from the University of Oxford where his dissertation combined abstract interpretation and CDCL SAT solvers for scalable formal verification, and he has a track record of turning that research into engineering at Cadence (C2RTL/JasperGold) and earlier industrial internships. Rajdeep bridges deep formal methods and practical software systems, designing front-, middle-, and back-end infrastructures for equivalence checking and proof decomposition that speed convergence on arithmetic and control‑intensive designs. Based in San Jose, he brings both academic rigor and product-facing delivery to developer tools at cloud scale, with a specialty in automated C-to-RTL analysis that underpins modern verification workflows.
code11 years of coding experience
job9 years of employment as a software developer
bookDoctor of Philosophy - PhD, Computer Science, Doctor of Philosophy - PhD, Computer Science at University of Oxford
bookIndian Institute of Technology, Kharagpur
languagesEnglish, Bengali, Hindi
github-logo-circle

Github Skills (21)

modulo10
sublime-text9
pycharm9
pyright8
solver8
typeshed8
reachability8
assertion7
ansi-c7
verilog7
vscode7
mypy7
autocomplete7
type-annotations7
static-analyzer5

Programming languages (4)

SystemVerilogBoogieC++Python

Github contributions (5)

github-logo-circle
rajdeep87/TACAS17

Jul 2016 - Dec 2016

Contributions:163 pushes, 1 branch in 5 months
rajdeep87/verilog-c

Dec 2017 - Nov 2018

ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
Contributions:5 commits, 50 pushes, 3 branches in 1 year
ansi-cassertionverilog
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial