Riccardo Tedeschi

PhD Candidate

email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
Riccardo Tedeschi is a PhD candidate with six years of hands-on experience in embedded systems and RISC-V CPU design. He contributes to the well-known open-source CORE-V CVA6 project, focusing on cache subsystem improvements, performance counter fixes, and adding a branch predictor with private history. His work spans SystemVerilog modifications, low-level register and FIFO control, and resolving complex compilation and parameterization issues—skills that bridge research and production-grade hardware. While academically oriented, Riccardo demonstrates practical impact by enabling Linux-bootable CPU features and improving microarchitectural reliability. He combines deep hardware design expertise with a collaborative open-source mindset, making him effective at turning architectural ideas into verifiable implementations.
code6 years of coding experience
github-logo-circle

Github Skills (5)

fpga10
cpu10
risc-v10
asic10
systemverilog-hdl10

Programming languages (9)

SystemVerilogC++VHDLCBatchfileMakefileVerilogTcl

Github contributions (5)

github-logo-circle
openhwgroup/cva6

Aug 2024 - Mar 2025

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Role in this project:
userEmbedded Systems Engineer
Contributions:4 reviews, 8 PRs, 13 comments in 6 months
Contributions summary:Riccardo's contributions focus on hardware-related aspects of the CVA6 RISC-V CPU, including cache subsystem enhancements and performance counter fixes. They implemented an AW lock register to manage the W FIFO push signal, which required modifications to SystemVerilog code. Additionally, the user addressed compilation errors by initializing signals and corrected parameter issues related to the HPDcache, demonstrating their expertise in the hardware design and configuration of the CPU. They also added a branch predictor with private history.
cpurisc-vasicbootingariane
pulp-platform/ace

Apr 2024 - Mar 2025

Contributions:8 PRs, 33 pushes, 20 branches in 10 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Riccardo Tedeschi - PhD Candidate