Summary
Richard Herveille is a principal engineer and FPGA/ASIC architect with 30+ years of hands-on experience designing RTL, verification, synthesis and system-level architectures, and over 20 years focused on programmable logic and SoC design. He currently leads Nios V architecture efforts at Altera while running Roa Logic, where he develops IP and a RV12 RISC-V CPU-based SoC, blending product strategy with technical sales and EDA support. His background spans senior engineering, field applications, and management roles at Intel, eASIC and Flextronics, giving him a rare combination of deep implementation skill and customer-facing systems expertise. Proficient across Verilog/SystemVerilog/VHDL, Cadence and vendor toolflows, he’s also experienced in high-speed memory/serial interfaces, video IP, and secure device lifecycle management. Based in Folsom, CA, he pairs academic study in computer architecture with practical IP development and a history of enabling first-time-right customer designs. An owner and main contributor of RoaLogic, he brings both entrepreneurial initiative and established semiconductor domain leadership.
10 years of coding experience
23 years of employment as a software developer
Computer Architecture, Computer Architecture at Princeton University
Sintermeerten College
BSEE, Electronics / Computer Sciences, BSEE, Electronics / Computer Sciences at Zuyd University of Applied Sciences
BSEE, Digital/Electrical Engineering, Computer Sciences, BSEE, Digital/Electrical Engineering, Computer Sciences at Heerlen Polytechnics
Computer Science, Computer Science at Open Universiteit
Dutch, limburgish, English, Thai, German