Richard Herveille

Principal Engineer, Nios V Architect at Roa Logic

Folsom, California, United States
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

👤
Senior
🎓
Top School
Richard Herveille is a principal engineer and FPGA/ASIC architect with 30+ years of hands-on experience designing RTL, verification, synthesis and system-level architectures, and over 20 years focused on programmable logic and SoC design. He currently leads Nios V architecture efforts at Altera while running Roa Logic, where he develops IP and a RV12 RISC-V CPU-based SoC, blending product strategy with technical sales and EDA support. His background spans senior engineering, field applications, and management roles at Intel, eASIC and Flextronics, giving him a rare combination of deep implementation skill and customer-facing systems expertise. Proficient across Verilog/SystemVerilog/VHDL, Cadence and vendor toolflows, he’s also experienced in high-speed memory/serial interfaces, video IP, and secure device lifecycle management. Based in Folsom, CA, he pairs academic study in computer architecture with practical IP development and a history of enabling first-time-right customer designs. An owner and main contributor of RoaLogic, he brings both entrepreneurial initiative and established semiconductor domain leadership.
code10 years of coding experience
job23 years of employment as a software developer
bookComputer Architecture, Computer Architecture at Princeton University
bookSintermeerten College
bookBSEE, Electronics / Computer Sciences, BSEE, Electronics / Computer Sciences at Zuyd University of Applied Sciences
bookBSEE, Digital/Electrical Engineering, Computer Sciences, BSEE, Digital/Electrical Engineering, Computer Sciences at Heerlen Polytechnics
bookComputer Science, Computer Science at Open Universiteit
languagesDutch, limburgish, English, Thai, German
github-logo-circle

Github Skills (33)

32-bit10
jtag10
controller10
switch10
risc-v10
cpu10
timer10
amba10
interrupt10
encoder9
filemaker9
asynchronous9
ram9
yosys9
ada9

Programming languages (4)

SystemVerilogC++VerilogPython

Github contributions (5)

github-logo-circle
RoaLogic/apb4_mux

Mar 2017 - Feb 2022

APB4 Multiplexor
Contributions:6 commits, 1 PR, 8 pushes in 4 years 11 months
apb
RoaLogic/riscv_gnu_eclipse

Apr 2016 - Jun 2017

Contributions:29 commits, 18 pushes, 1 branch in 1 year 2 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial