Summary
Ricky Dua is an ASIC Design Engineer with 11 years of experience in digital logic, physical design, and analog design methodology, currently driving ASIC work at Cornelis Networks after a decade-long tenure at Intel. He is proficient in RTL (Verilog/VHDL), synthesis, STA, layout and verification, and well-versed with Synopsys/Cadence toolflows, Hspice, Modelsim/VCS and test tools like Tetramax. Ricky’s background spans component-to-chip-level roles—from test-chip hardware and yield analysis at AMD to physical and analog methodology engineering at Intel—giving him a practical understanding of silicon bring-up and production reliability. Based in Sydney, he combines hands-on circuit simulation and scripting (MATLAB, C/C++, UNIX) with a systems view of performance testing and problem solving. An understated strength is his cross-domain fluency bridging analog/physical constraints with RTL design choices to accelerate tapeout closure.
11 years of coding experience
14 years of employment as a software developer
MS Electrical Engineering, MS Electrical Engineering at The University of Texas at Dallas
B.S Electrical Engineering, B.S Electrical Engineering at SRM University