Sai Chalamalasetti is an AI Systems Architect and systems researcher with a decade of server system architecture experience and over 14 years designing and prototyping on AMD and Intel FPGAs. He blends hardware-software co-design, RTL development (Verilog/VHDL/SystemVerilog), and lab-level debug to deliver CXL, PCIe, high-speed transceiver and memory-controller proofs-of-concept for data-center architectures. His work spans concept-to-tapeout for silicon photonics and memristor-based accelerators, and he has led multi-engineer teams building multi-Gbps FPGA platforms and 100+ node system architectures. Based in Pleasanton, CA, Sai has deep simulation expertise with Cadence and Synopsys tools and a history of integrating novel fabrics like Gen-Z and CXL into real server platforms. Notably, he bridges research and production by mapping high-level algorithms into FPGA APIs and has repeatedly translated academic projects into industry tapeouts and demos.
8 years of coding experience
15 years of employment as a software developer
UMass Lowell
High School, High School at Sree Sree Educational Society
Bachelor of Technology Electronics and Computer Engineering, Bachelor of Technology Electronics and Computer Engineering at Koneru Lakshmaiah College of Engineering (KLCE)
Pluggable in-process caching engine to build and scale high performance services
Contributions:2 comments, 2 issues in 28 days
lrucache-controlpluggablecompile-timecache-engine
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Sai Chalamalasetti - AI Systems Architect at d-Matrix