Summary
Sanjeev Singh is a Senior Design Verification Engineer with two decades of ASIC verification experience and a 14-year track record in senior engineering roles across NVIDIA, Apple, and Juniper Networks. He specializes in UVM testbenches, formal verification, and multi-chip/system-level simulation, having driven multiple first-time silicon successes and led verification for complex packet processors, memory controllers, and power-management integrations. Proficient in SystemVerilog, SystemC, C/C++, Python, Perl and Ruby, he bridges architectural modeling and software validation—often enabling software teams via SystemC environments and co-simulation tools. Based in Apex, NC, he combines deep protocol and security block expertise (IPsec/MACsec, encryption/compression) with hands-on FPGA, emulation and silicon bring-up experience, making him effective from RTL to system validation. An unusual strength is his track record of building verification infrastructure that doubles as production-grade modeling for software and microcode development.
14 years of coding experience
13 years of employment as a software developer
Master's degree, Computer Science, Master's degree, Computer Science at North Carolina State University
Bachelor's degree, Electrical, Electronics and Communications Engineering, Bachelor's degree, Electrical, Electronics and Communications Engineering at Birla Institute of Technology
Hindi