Sathyanarayana Nujella is a seasoned software engineer with 20+ years of embedded and multimedia experience and 11 years focused on audio and Chromebook platforms. He has driven Android audio and multimedia stacks for Broadcom mobile chipsets and Samsung devices, and currently works on audio drivers and VP8/VP9 support for Chrome OS at Intel. His expertise spans Audio HAL, ASoC kernel drivers, TinyALSA, OMX codecs, and close collaboration with codec, PMU, modem, DSP and AP teams to integrate third-party audio algorithms. An active contributor to firmware projects like coreboot and Sound Open Firmware, he adapts ACPI/device trees, NHLT tables and audio topologies to enable features such as Wake-on-Voice and new hardware support. Based in California, he combines deep low-level firmware skills with a practical product mindset honed across mobile, SoC and Chromebook ecosystems. Notably, his work often touches both kernel and firmware layers to bridge hardware configuration with consumer audio features.
11 years of coding experience
13 years of employment as a software developer
M. Tech, M. Tech at Indian Institute of Technology, Guwahati
Contributions:15 reviews, 9 commits, 7 PRs in 2 years 6 months
Contributions summary:Sathyanarayana's contributions primarily involve modifying audio topology configurations for the Sound Open Firmware project. They updated configurations related to Tigerlake audio platforms, including the MAX98373 speaker amp and RT5682 codec. The changes involved adjusting SSP IDs, data formats, and channel configurations, indicating a focus on hardware interaction and audio component integration within the firmware. The user also made modifications to improve the readability of heap trace dumps for memory allocation debugging.
Read-only mirror of https://review.coreboot.org/coreboot.git. Synced every hour. We don't handle Pull Requests.
Role in this project:
Embedded Systems Engineer / IoT Developer
Contributions:31 commits in 2 years 2 months
Contributions summary:Sathyanarayana primarily focuses on modifying and configuring coreboot firmware for specific Google/Intel hardware platforms. Their contributions involve adapting audio configurations, including DMIC and speaker amplifier settings, within the firmware's ACPI and device tree structures. They make changes to GPIO configurations and NHLT tables, which define audio hardware behavior and enable features like Wake-on-Voice. Furthermore, the user modifies the device tree for new audio hardware support.
corebootfirmwarereviewpull-requestsbootloader
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Sathyanarayana Nujella - SW Engg at Intel Corporation