Sean Huang is a PhD candidate at UC Berkeley specializing in generator-driven integrated circuit design, with deep expertise in digital clock generation and PLL/DCO architectures. Over eight years of experience includes designing a ring-oscillator DCO in 16nm FinFET, porting instances to Intel 22nm and SkyWater 130nm, and simulating a Bang-Bang PLL for local clock generation. He has interned twice at Apple developing proprietary mixed-signal modeling and layout-assist tools in Python, and built RTL for an OFDM CFO estimator using Chisel. Sean blends hands-on circuit design, automation (generator and spec-to-circuit flows), and verification across advanced process nodes, and is exploring extending DCO spec-driven methods to full PLL generation. Based in the Bay Area, he brings both academic rigor under Prof. Bora Nikolic and practical industry tooling experience to bridge specification and silicon.
7 years of coding experience
2 years of employment as a software developer
Bachelor of Science - BS, Electrical and Electronics Engineering, 3.79 GPA, Bachelor of Science - BS, Electrical and Electronics Engineering, 3.79 GPA at University of California, Davis
Doctor of Philosophy - PhD, Integrated Circuit Design, Doctor of Philosophy - PhD, Integrated Circuit Design at UC Berkeley College of Engineering
Contributions:189 commits, 177 pushes, 4 branches in 1 month
lte5gcamera5g-nrelectrical-engineering
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.