Summary
Siddharth Sahay is a hardware-focused researcher and engineer pursuing graduate studies in Electrical and Computer Engineering at Carnegie Mellon University, specializing in FPGA systems, compilers, and embedded hardware-software co-design. He has hands-on experience building a Verilog compiler framework and code generator for a hardware services abstraction under Prof. James Hoe, adding features like profile-driven NoC port mapping and a Verilog DSL in Python. Prior internships include building a scalable SSL/TLS offloader in Erlang at India's National Informatics Centre and an analytical ETC report for NITI Aayog, reflecting a blend of systems programming and policy-minded analysis. With a B.Tech in Computer Science from Manipal Institute of Technology and roughly a decade of practical experience, he pairs deep low-level tooling skills with a knack for turning research prototypes into usable system components. An understated strength is his track record leading engineering work for CNC-driven business challenges, showing he can bridge technical design with real-world product and team outcomes.
10 years of coding experience
1 year of employment as a software developer
Bachelor of Technology (B.Tech.), Computer Science, Bachelor of Technology (B.Tech.), Computer Science at Manipal Institute of Technology
Doctor of Philosophy - PhD, Electrical and Computer Engineering, Doctor of Philosophy - PhD, Electrical and Computer Engineering at Carnegie Mellon University
English, Hindi