Steven Yang
ASIC Design Engineer at Apple
San Jose, California, United States
Summary
👤
Senior🎓
Top SchoolSteven Yang is a seasoned ASIC Design Engineer with 25+ years driving complex ASIC and SoC projects across networking, home networking, and data-center Smart NIC domains, now contributing at Apple. He blends deep RTL and microarchitecture expertise with hands-on synthesis, static timing closure, FPGA emulation and post-silicon validation, having closed timing at 1.4GHz for 8x50Gbps SERDES integrations. His background spans Ethernet/TCP-IP, MoCA, UWB, PCIe, Interlaken and mixed-signal integration, and he has led architecture and top-level integration from specification through silicon at Broadcom, Marvell, Cisco and others. Steven is also an inventor with more than ten patents filed/issued and a track record of translating system-level requirements into robust, low-power silicon. Based in San Jose, he combines deep lab debugging experience (logic analyzers, scopes, spectrum analyzers) with team and project leadership across both startup and hyperscaler environments. Notably, his career covers both legacy interfaces (Token Ring, ISA) and cutting-edge multi-hundred-Gbps SERDES, showing rare breadth across generations of chip design.
14 years of coding experience
29 years of employment as a software developer
The University of Maryland, College Park
Github Skills (200)
shutdown10
system-generator10
headers10
yeoman10
configuration-file10
traffic10
scaffold10
alias10
tcp10
connections10
unsupervised-learning10
proxy9
openvino9
golang9
anomaly-detection9
Programming languages (15)
Github contributions (5)
yangchenyun/learning-sicp
Aug 2012 - Feb 2017
Contributions:108 commits, 3 pushes in 4 years 6 months
yangchenyun/history_of_languages
Feb 2014 - Feb 2014
Contributions:86 commits in 5 days
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.