Suhas Pai is a senior systems engineer with 25+ years of R&D experience building wired and wireless chip architectures and leading pre-Si co-simulation and co-validation efforts. At Intel he architects C++/SystemC models and emulation transactors for Compute Express Link, PCIe and UCIe, drawing on a long history of pioneering co-emulation and pre‑Si power modeling at Qualcomm. He blends deep hardware-software co‑design expertise (including Bluespec/SystemVerilog synthesizable transactors) with hands-on system-level performance analysis and rapid proof-of-concept delivery. A PhD-trained engineer who started in signal processing and embedded DSP at Bell Labs, he uniquely bridges academic rigor and pragmatic lab bring‑ups across multi-disciplinary teams. Based in San Diego, he continues to push pre-silicon validation forward, often surfacing hard-to-find bugs before silicon is taped out.
9 years of coding experience
28 years of employment as a software developer
Master of Science (MS), Aerospace Engineering, Master of Science (MS), Aerospace Engineering at The University of Texas at Arlington
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.