Summary
Sujay Pandit is a PhD candidate and graduate research assistant at Purdue University with eight years of hands-on experience in computer architecture, CPU microarchitecture, and ML-driven chip design. He has contributed to RISC-V out-of-order superscalar CPU development at IIT Madras, worked on energy modeling at NVIDIA, and is developing ML frameworks for power estimation and optimal LLM mapping onto accelerators in collaboration with industry partners including Google, Synopsys, UCSD, and DARPA. He also teaches digital systems design automation, bringing practical toolchain experience with Yosys, OpenSta, and Espresso into the classroom. Comfortable bridging RTL implementation, performance optimization, and ML methods, Sujay uniquely blends low-level hardware expertise with data-driven automation for silicon design.
8 years of coding experience
3 years of employment as a software developer
Doctor of Philosophy - PhD, Electrical and Computer Engineering, Doctor of Philosophy - PhD, Electrical and Computer Engineering at Purdue University
Bachelor's degree, Electronics and Communication Engineering, Bachelor's degree, Electronics and Communication Engineering at Shiv Nadar University