Suya L

Software Engineer at Checkr, Inc.

San Francisco Bay Area United States
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

👤
Senior
🎓
Top School
Suya L is a versatile software engineer with 14 years of experience building full-stack, backend, and DevOps solutions across healthcare, e-commerce, and telecom. Comfortable from frontend React/Next.js to backend services and infrastructure automation, Suya has led teams to decompose monoliths, automate CI/CD, and deliver scalable customer-facing products that reduced costs and improved UX. A consulting background trained them to move fast, communicate across disciplines, and align engineering work with business outcomes—evident in projects that migrated off AEM, automated critical customer emails, and launched mobile health apps. They contribute to open-source CAD tooling (notably VTR Verilog-to-Routing), focusing on code quality and low-level optimizations, which reflects deep systems instincts from a computer engineering background. Based in the San Francisco Bay Area, Suya pairs pragmatic engineering with mentorship and a user-first mindset, and outside work you'll find them bouldering or planning the next trip.
code14 years of coding experience
job10 years of employment as a software developer
bookBachelor of Applied Science (B.A.Sc.) Computer Engineering, Bachelor of Applied Science (B.A.Sc.) Computer Engineering at University of Toronto
languagesEnglish, Chinese
github-logo-circle

Github Skills (12)

c1710
fpga10
synthesis10
url-routing10
verilog10
c1110
eda10
cad10
algorithms8
data-structures8
algorithm8
data-structure8

Programming languages (2)

JavaC++

Github contributions (5)

github-logo-circle
Verilog to Routing -- Open Source CAD Flow for FPGA Research
Role in this project:
userBack-end Developer
Contributions:32 commits in 4 months
Contributions summary:Suya primarily contributed to the VTR (Verilog-to-Routing) project by modifying core files related to timing and utilities. They removed warnings and unused declarations in several C files, including those related to timing and the minimum spanning tree algorithm. Additionally, the user worked on the route and pack folders, addressing warnings. This suggests a focus on code quality, optimization, and bug fixing within the project's core functionality.
vtrcadedaplacementsynthesis
liusuya/configs

May 2022 - Nov 2022

Contributions:5 pushes, 1 branch in 6 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial