Sylvain Munaut is a Brussels-based freelance hardware, firmware and software engineer with 26 years of experience building and debugging low-level systems for FPGAs, SDRs and embedded devices. He combines deep hands-on expertise in bitstream/flash programming, PLLs and IO control with practical flow automation skills—contributing to prominent open-source projects such as bladeRF, GNU Radio, Yosys/icestorm and OpenLane. His work spans everything from device drivers and protocol dissectors to RTL-to-GDSII automation, often fixing subtle hardware timing, configuration and build issues that improve reliability and reproducibility. Comfortable across C/C++, Python, tooling and scripting ecosystems, he’s as likely to refine a VCOCAP search algorithm as to harden a DFU flow. Known for pragmatic, low-level fixes that unlock larger toolchain and hardware improvements, he brings academic training from UCLouvain to long-running open-source collaborations.
26 years of coding experience
2 years of employment as a software developer
Master of Science (CS / EE), Master of Science (CS / EE) at Université catholique de Louvain
Mirrored from https://gitea.osmocom.org/sdr/gr-osmosdr
Role in this project:
Backend Developer
Contributions:18 commits in 6 years 9 months
Contributions summary:Sylvain primarily contributed to the `gr-osmosdr` project by implementing features and making changes to improve the software's capabilities and maintainability. Their work included integrating the VOLK library for type conversions in bladeRF source and sink blocks, updating documentation templates to align with the latest GNURadio standards, and converting XML GRC blocks to YML format. They also addressed issues related to Python 3 compatibility and refined build processes to meet GR 3.8 standards.
Contributions:1 review, 51 commits, 30 PRs in 2 years 9 months
Contributions summary:Sylvain primarily contributed to the iCE40 FPGA place and route tool, focusing on bitstream generation and device configuration. Their work involved modifying the bitstream generation process, handling IO control polarity, and integrating support for new features such as SB_RGBA_DRV and HFOSC trimming. The commits also included improvements to PLL handling, including supporting various PLL configurations, and fixing BEL validity checks.
placenextpnrplace-and-routexilinxhaiku
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.