Principal Design Service Engineer at Cadence Design Systems
Shanghai, Shanghai, China
Join Prog.AI to see contacts
Join Prog.AI to see contacts
Summary
👤
Senior
🎓
Top School
Teng Xingning is a Principal Design Service Engineer with over 15 years of SoC physical design expertise, specializing in timing, SI, power/EM/IR, DFM closure and low-power CPF-based implementations across advanced nodes (65nm down to 28nm and below). He has led giga-scale chip planning and hierarchical flows for mobile baseband SoCs and high-speed Cortex-A implementations, contributing to multiple successful tapeouts including quad-core 28nm designs running near 1.2 GHz. At Cadence and earlier at VeriSilicon and ACE Semiconductor, Teng combined hands-on implementation, methodology development and customer-facing support for synthesis, P&R, signoff and ECO flows for major customers like TI, NXP and IBM. He is skilled at orchestrating cross-functional teams, defining timing budgets and driving project schedules for complex, low-power and high-performance chips. Uncommonly for backend specialists, Teng also lists an interest in speech signal processing on GitHub, hinting at broader signal-level curiosity beyond physical design. Based in Shanghai, he brings both deep toolchain knowledge and proven tapeout leadership to challenging semiconductor programs.
9 years of coding experience
6 years of employment as a software developer
Master's degree, Microprocessor Systems and Instrumentation, A, Master's degree, Microprocessor Systems and Instrumentation, A at Zhejiang University
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Teng Xingning - Principal Design Service Engineer at Cadence Design Systems