Summary
Tiago Vidigal is a Digital Projects Technical Leader with nine years of hands-on experience in digital IC design and verification, currently leading projects at Chipus Microelectronics. He specializes in SystemVerilog and UVM-based verification, integrating SystemC, Octave, and Python models via DPI to validate everything from communication IPs to complex DSP blocks. His work emphasizes test and quality, with practical use of SVA and UVM Register Layer and a growing interest in mixed-signal verification where he has developed exploratory test projects. Tiago combines frontend/backend ASIC flow experience with a strong academic grounding—a Master's in Software Engineering from Universidade de Brasília—and a history of teaching and training others in digital microelectronics. Not obvious from titles: he has repeatedly bridged high-level modeling and low-level silicon verification, making him effective at turning algorithmic models into verifiable hardware implementations. Based in Brazil’s Federal District, he brings both technical depth and a passion for improving verification practices across the IC lifecycle.
9 years of coding experience
Master, Software Engineering, Master, Software Engineering at Universidade de Brasília
Portuguese, English, Chinese