Tiancheng Xu is a hardware architecture modeling engineer with nine years of experience specializing in performance analysis, low-level accelerator kernels, and hardware acceleration for FPGAs and cloud-scale systems. Currently on the Cloud TPU team at Google, he brings a strong research-to-production trajectory—spanning PhD work and peer-reviewed MICRO publications on algorithm-architecture co-design for 3D point clouds to building a full-system functional simulator for Waymo Compute accelerators. His expertise blends high-level synthesis and computer architecture with hands-on optimization of critical kernels, enabling efficient mapping of algorithms to custom hardware. Based in Sunnyvale, he pairs deep academic rigor with practical engineering impact, often focusing on end-to-end system behavior rather than isolated microbenchmarks.
9 years of coding experience
2 years of employment as a software developer
Doctor of Philosophy - PhD, Computer Science, Doctor of Philosophy - PhD, Computer Science at Rice University
Master of Science - MS, Computer Science, Master of Science - MS, Computer Science at University of Rochester
Bachelor's degree, Computer Science, Bachelor's degree, Computer Science at Huazhong University of Science and Technology
Python scripts for automatic Whole-Slide Image preprocessing.
Contributions:6 commits, 1 PR, 154 pushes in 3 years
wsipythonslidewhole-slide-imagecomputer-vision
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Tiancheng Xu - Hardware Architecture Modeling Engineer at Google