Tim Fischer

PHD Student at PULP Platform

Zurich, Zurich, Switzerland
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
🎓
Top School
Tim Fischer is a PhD student at ETH Zürich with eight years of experience designing scalable, energy-efficient on-chip and off-chip communication systems from RTL to physical implementation. He combines a strong academic foundation in electrical engineering and information technology with hands-on expertise in embedded systems, IoT, and machine learning. As Head TA for a VLSI course he enabled students to perform real chip tapeouts using industry EDA tools, showing his commitment to bridging theory and practice. An active member of the PULP Platform, he contributed modular, parametrizable AXI IP and testbenches, reflecting a focus on configurable hardware and verification. Based in Zurich, he is passionate about programming and frequently applies software-like development practices to hardware design to improve clarity and reuse.
code8 years of coding experience
bookMaster of Science - MS, Informationstechnologie und Elektrotechnik, Master of Science - MS, Informationstechnologie und Elektrotechnik at ETH Zürich
github-logo-circle

Github Skills (10)

rt10
fpga10
ax10
systemverilog10
hardware10
axi410
asic9
ip8
testbed7
testbench7

Programming languages (7)

SystemVerilogCRustVerilogHTMLAssemblyPython

Github contributions (5)

github-logo-circle
pulp-platform/axi

Sep 2022 - Sep 2022

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Role in this project:
userHardware Engineer
Contributions:12 commits, 3 PRs, 4 pushes in 1 day
Contributions summary:Tim primarily contributed to the `axi_xp` module, focusing on its configuration and integration. Their work involved uniquifying AXI master and slave ports, adding comments to parameters for improved clarity, and disabling default routing. Furthermore, the user made the crossbar configuration parametrizable and removed unnecessary parameterizations, indicating a focus on modularity and configurability. Finally, the user added an initial testbench for the module.
rtlsystemverilogvlsifpgaaxi4
fischeti/Variometer

Apr 2018 - Dec 2024

Contributions:1 PR, 48 pushes, 3 branches in 6 years 8 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Tim Fischer - PHD Student at PULP Platform