Tuo Li
Associate Professor
Beijing, China
Summary
👤
Senior🎓
Top SchoolTuo Li is an associate professor and researcher with eight years of experience focused on reliable and secure computer architecture, particularly timing-channel mitigation and memory safety on RISC-V platforms. He led the design and FPGA prototyping of mechanisms such as SIMF, FaSe, SHORE, and HWST128, demonstrating practical implementations on Rocket Chip running Linux and seL4. His work bridges academic research and hands-on system engineering, with deployments on Xilinx ZCU102 and evaluations using riscv-pk and SPEC benchmarks. Having contributed to international projects on trustworthy platforms and dependable embedded systems, he combines deep processor-level expertise with a track record of building verifiable, deployable prototypes. An experienced PhD-trained engineer who moved from UNSW research roles to a faculty position at the Chinese Academy of Sciences, he often focuses on threats that are subtle in hardware yet critical for system security.
8 years of coding experience
9 years of employment as a software developer
Doctor of Philosophy (Ph.D.), Computer Science, Doctor of Philosophy (Ph.D.), Computer Science at University of New South WalesBachelor of Electrical Engineering, Bachelor of Electrical Engineering at Hefei University of Technology
English, Chinese
Github Skills (9)
risc8
trust8
instruction-set8
scala8
silicon8
chisel7
risc-v7
rocket-chip7
rocket6
Programming languages (4)
Github contributions (5)
li3tuo4/rc-zcu102-tutorial
Jan 2019 - May 2021
Contributions:10 commits, 1 PR, 9 pushes in 2 years 3 months
li3tuo4/rc-fpga-zcu
Jul 2018 - Nov 2021
Contributions:32 commits, 28 pushes, 1 branch in 3 years 3 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.