Summary
Udit Agarwal is a compiler engineer with a decade of experience focused on compiler toolchains, program analysis, and formal verification—currently working on Intel's DPC++ compiler for heterogeneous systems. He blends industry practice from Intel and Huawei with academic rigor from a UBC MS and multiple research publications, having tackled fault-tolerance for DNN accelerators and uncovered real concurrency bugs during a Microsoft research internship. Udit’s hands-on work spans LLVM-based emulation and dynamic binary translation, compiler-aided resilience for neural networks, and CI/runtime improvements for production compilers. Comfortable moving between low-level systems and research, he has a track record of turning formal analysis into practical tooling and reproducible results.
10 years of coding experience
2 years of employment as a software developer
Bachelor's degree, Electrical, Electronics and Communications Engineering, Bachelor's degree, Electrical, Electronics and Communications Engineering at Netaji Subhas Institute of Technology
Master of Science - MS, Computer Engineering, Master of Science - MS, Computer Engineering at The University of British Columbia
English, Hindi