Summary
Uwe Simm is a Solution Architect Verification with 15 years’ experience driving hardware verification adoption and complex pre-sales and customer programs at Cadence from Munich. As a UVM technical lead he owns UVM development and adjacent tool flows, blending deep expertise in eRM/OVM/UVM, Specman/SystemVerilog, and HDL RTL (VHDL/Verilog) with software design skills (UML, AOP, OOP, patterns). He routinely architects cross-domain verification solutions and pilots leading-edge customer projects that feed back into R&D and methodology development. Known for translating high-level verification strategy into practical, deployable environments, he supports engagements from initial planning through successful delivery. His work sits at the intersection of tooling, methodology, and hands-on verification, enabling customers to scale modern verification flows. Colleagues rely on him for pragmatic innovation and for bridging gaps between product engineering and field requirements.
15 years of coding experience