Summary
Valerio Lanieri is a lead design engineer with eight years of focused experience in standard cell design and verification across advanced nodes, now leading design work at Cadence after senior roles at Arm. He combines hands-on layout, Liberty generation and STA/SPICE correlation with automation projects—building tools for MIMCAP extraction and EDA view flows that sped multi-node deliveries from 5nm down to 2nm. Valerio has deep expertise in automotive and high-performance platforms, notably QA on 40nm automotive libraries and Monte Carlo-backed correlation for 2nm libraries, plus custom cell work to resolve congestion and timing on core issue queues. Trained at Politecnico di Torino, Télécom Paris and EURECOM, he pairs rigorous academic credentials with a knack for reverse-engineering that informs pragmatic, manufacturable designs. Based in Antibes, he’s as comfortable tuning process-sensitive knobs for silicon signoff as he is scripting automation to remove repetitive pain points.
8 years of coding experience
6 years of employment as a software developer
MSc in Electronic Engineering, MSc in Electronic Engineering at Télécom Paris
Humanities/Humanistic Studies, 93/100, Humanities/Humanistic Studies, 93/100 at Liceo Classico Pontano Sansi
MSc in Electronic Engineering, Smart Objects, MSc in Electronic Engineering, Smart Objects at EURECOM
Master of Science - MS, Electronic Engineering, 110 cum laude, Master of Science - MS, Electronic Engineering, 110 cum laude at Politecnico di Torino
English, Italian, French, Spanish, Portuguese