Vishant is a Sr. Lead Engineer with 10+ years of hands-on ASIC verification experience at Qualcomm, specializing in SystemVerilog and Verilog for complex memory and MMU subsystems. He has designed end-to-end verification environments (generator/driver/monitor/scoreboard), built SV checkers and functional coverage for MMU prefetcher logic, and implemented checker models for associative caches using OVM/UVM on Linux and Windows. Comfortable with industry toolchains (ModelSim, QuestaSim, VCS, Verdi) and ClearCase, he brings deep practical knowledge of AXI-based designs and bus verification. Notably, he combines low-level HDL expertise with a systems view of verification flow, making him effective at turning subtle microarchitecture requirements into robust testbench infrastructure.
10 years of coding experience
4 years of employment as a software developer
Bachelor of Technology (BTech), Electrical, Electronics and Communications Engineering, Bachelor of Technology (BTech), Electrical, Electronics and Communications Engineering at MIET meerut
Master of Technology (MTech), VLSI and microelctronics, Master of Technology (MTech), VLSI and microelctronics at MNNIT allahabad
A basic full-stack application for registering dogs
Contributions:4 PRs, 9 pushes, 2 branches in 3 months
reactexpressjsfull-stackexpressnodejs
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.