Vitor Antunes

R&D Manager at Synopsys Inc

Sintra, Portugal
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
🎓
Top School
Vitor Antunes is an R&D manager based in Sintra, Portugal, with 15 years of experience in digital design, verification, and embedded systems engineering. He progressed from Verilog modeling and Linux systems administration to leading R&D teams at Synopsys, combining hands-on RTL development, SystemVerilog verification, synthesis and timing analysis with people leadership. An active contributor to high-profile open-source projects, he has improved testing infrastructure for the official Git mirror and enhanced the Verilog/SystemVerilog parser in universal-ctags, reflecting a strong focus on tooling and test quality. Vitor blends deep chip-design expertise with practical software engineering skills, making him comfortable across hardware description, verification environments, and automation. He holds a Masters in Electronics and Computer Engineering from Instituto Superior Técnico and often brings kernel-level and build-system awareness to complex verification problems. Colleagues describe him as a pragmatic engineer-manager who raises reliability standards through improved test coverage and parser robustness.
code15 years of coding experience
job15 years of employment as a software developer
bookMasters, Electronics and Computers Engineering, Masters, Electronics and Computers Engineering at Instituto Superior Técnico
languagesPortuguese, English
github-logo-circle

Github Skills (15)

sh10
git10
verilog10
script10
shell10
systemverilog10
scripting10
test-automation10
c119
developer-tools9
code-analysis9
c179
code-completion8
code-navigation8
fest4

Programming languages (13)

JavaC++CSSCValaHTMLTypeScriptShell

Github contributions (5)

github-logo-circle
universal-ctags/ctags

Sep 2013 - Jul 2017

A maintained ctags implementation
Role in this project:
userBack-end Developer
Contributions:143 commits, 53 PRs, 24 pushes in 3 years 10 months
Contributions summary:Vitor primarily contributed to the Verilog parser, enhancing its functionality. They added support for SystemVerilog features, including new data types, classes, interfaces, and programs. The user also improved the parser by handling different declaration formats, and also included features like qualified tags. Furthermore, the user improved the parser by enhancing the existing logic to include functions, tasks and other code blocks found in this format.
code-readingcode-completionctagsdeveloper-toolsrefactoring
git/git

Feb 2011 - Apr 2015

Git Source Code Mirror - This is a publish-only repository but pull requests can be turned into patches to the mailing list via GitGitGadget (https://gitgitgadget.github.io/). Please follow Documentation/SubmittingPatches procedure for any of your improvements.
Role in this project:
userQA Engineer / Test Automation Engineer
Contributions:22 commits in 4 years 2 months
Contributions summary:Vitor primarily focused on improving the testing infrastructure and ensuring the reliability of the Git-p4 functionality. Their commits involved fixing shell syntax errors within existing tests, as well as modifying and expanding test cases related to copy detection and branch handling. Furthermore, the user wrote and integrated additional test scenarios to cover specific Perforce client view configurations and branch integration workflows.
hacklanggit-clientmercurialfollowlibgit2
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Vitor Antunes - R&D Manager at Synopsys Inc