Vu Phan is a Formal Verification engineer with 11 years of experience applying formal methods to pre-silicon validation of complex SoC designs. He holds a PhD in Computer Science from Rice University (advised by Moshe Vardi) and has validated two generations of IP at Intel, co-owning cache-coherence fabric features such as ECC, machine-check architecture, and power-management handshakes. Proficient in SystemVerilog, Cadence JasperGold, Synopsys VCS, Python, C++, Java, and Scala, he combines theoretical rigor in algorithms and data structures with practical tooling and automation for FPV benchmarking. Vu has a track record of finding subtle RTL bugs, writing clear reports, and driving fixes across cross-functional teams. Now at Cirrus Logic after a brief stint advising on patents and consulting, he brings both deep research pedigree and hands-on silicon validation experience. An understated strength is his ability to translate formal proofs into actionable RTL fixes and measurable reliability improvements.
10 years of coding experience
Bachelor of Science - BS, Mathematics and Computer Science, Bachelor of Science - BS, Mathematics and Computer Science at Texas Tech University
Doctor of Philosophy - PhD, Computer Science, Doctor of Philosophy - PhD, Computer Science at Rice University
Contributions:1 release, 197 commits, 8 PRs in 5 years 3 months
answertranslationasptranslatorprolog
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.