Wiktoria Kuna

Software Engineer at Antmicro

Lower Silesian Voivodeship, Poland
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
🎓
Top School
Wiktoria Kuna is a software engineer with six years of experience specializing in embedded systems and IoT, currently at Antmicro in Lower Silesia, Poland. She has contributed notably to the open-source Renode framework, improving Verilator integration and fixing AXI bus behaviors—work that strengthens simulation fidelity for complex embedded development. Comfortable across hardware-software boundaries, she has improved FPGA ISP co-simulation tests and added compatibility features like invert_reset, showing attention to robustness and testing. A University of Wroclaw alumna, she combines practical engineering with open-source collaboration, making incremental but high-impact fixes that improve developer workflows for embedded platforms.
code6 years of coding experience
job2 years of employment as a software developer
bookUniversity of Wroclaw
stackoverflow-logo

Stackoverflow

Stats
66reputation
16kreached
4answers
1question
github-logo-circle

Github Skills (19)

simulation10
verilog10
simulations10
sys10
embedded10
c-language9
verilator9
cprogramming-language9
fpga8
iot8
robotframework7
renode7
lru6
malloc6
realloc6

Programming languages (11)

C#SystemVerilogC++CCMakeScalaVerilogRobotFramework

Github contributions (5)

github-logo-circle
renode/renode

Jul 2022 - Dec 2022

Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems
Role in this project:
userEmbedded Systems Engineer / IoT Developer
Contributions:13 commits, 1 branch in 4 months
Contributions summary:Wiktoria primarily contributed to the Verilator integration library within the Renode framework, focusing on improving the AXI bus implementation. Their work included fixing issues with AXI slave behavior, correcting burst type handling, restoring signal values, and adding the invert_reset parameter for compatibility. They also made changes to the FPGA ISP co-simulation test, including code cleanup and fixes for argument passing and image validation, which helps enhance testing.
risc-vsimulationx86development-frameworkembedded-systems
wkkuna/University

May 2021 - Oct 2022

Contributions:24 commits, 28 pushes, 1 branch in 1 year 5 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Wiktoria Kuna - Software Engineer at Antmicro