Summary
Xiangwei Li is a Senior Staff Engineer in system architecture at HiSilicon with nine years of hands-on experience designing AI cores, FPGA accelerators, and high-performance digital systems. He specializes in micro-architecture modeling and full-custom circuit design to improve PPA, and has designed versatile processing elements that support both fixed- and floating-point arithmetic as well as efficient systolic accelerators for high-order FIR and matrix-vector workloads. His background spans industry and academia—from automotive FMCW radar implementations on Xilinx RFSoC and Kria SOMs to FPGA-based deep learning, quantization, and HLS-driven AI chip development—anchored by a PhD in Computer Engineering from Nanyang Technological University. Based in Singapore, he combines research rigor with production-focused engineering, often translating systolic array concepts and RISC-like ISAs into deployable accelerators. Less obvious: he repeatedly bridges toolchains (PYNQ, Vitis, Vivado) and custom silicon flows, making him effective at taking algorithms through to silicon-aware implementations.
10 years of coding experience
7 years of employment as a software developer
The University of Hong Kong (HKU)
Doctor of Philosophy (PhD) Computer Engineering, Doctor of Philosophy (PhD) Computer Engineering at Nanyang Technological University Singapore
Chinese, English