Xiangwei Li

Senior Staff Engineer - System Architecture Group at Hisilicon

Singapore, Singapore
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

👤
Senior
🎓
Top School
Xiangwei Li is a Senior Staff Engineer in system architecture at HiSilicon with nine years of hands-on experience designing AI cores, FPGA accelerators, and high-performance digital systems. He specializes in micro-architecture modeling and full-custom circuit design to improve PPA, and has designed versatile processing elements that support both fixed- and floating-point arithmetic as well as efficient systolic accelerators for high-order FIR and matrix-vector workloads. His background spans industry and academia—from automotive FMCW radar implementations on Xilinx RFSoC and Kria SOMs to FPGA-based deep learning, quantization, and HLS-driven AI chip development—anchored by a PhD in Computer Engineering from Nanyang Technological University. Based in Singapore, he combines research rigor with production-focused engineering, often translating systolic array concepts and RISC-like ISAs into deployable accelerators. Less obvious: he repeatedly bridges toolchains (PYNQ, Vitis, Vivado) and custom silicon flows, making him effective at taking algorithms through to silicon-aware implementations.
code9 years of coding experience
job4 years of employment as a software developer
bookThe University of Hong Kong (HKU)
bookDoctor of Philosophy (PhD) Computer Engineering, Doctor of Philosophy (PhD) Computer Engineering at Nanyang Technological University Singapore
languagesChinese, English
github-logo-circle

Github Skills (22)

targeting9
xilinx9
scd9
zynq9
python8
deep-learning8
risc8
gpu8
machine-learning8
vitis7
risc-v7
neural-network6
tensorflow6
numpy5
hardware5

Programming languages (4)

C++VerilogJupyter NotebookPython

Github contributions (5)

github-logo-circle
louislxw/FAM

May 2020 - Jul 2022

Contributions:20 commits, 20 pushes, 1 branch in 2 years 1 month
louislxw/pe_array

May 2020 - Aug 2021

A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as SCD and CNNs.
Contributions:206 commits, 208 pushes, 1 branch in 1 year 3 months
risc-varrayisapesextreme
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Xiangwei Li - Senior Staff Engineer - System Architecture Group at Hisilicon