Yeong Wang is a Principal Design Engineer based in California with seven years of focused experience in RTL-based ASIC design, SOC integration, and FPGA prototyping. He has deep hands-on expertise translating DSP algorithms from C/Matlab into Verilog, designing SOC peripherals and testbenches, and driving timing closure through to tapeout. At Broadcom he leads complex chip projects, building on earlier work designing DFE/DEMOD/FSK and AMBA-based SOC subsystems for satellite TV at Maxlinea. Beyond silicon, he contributes backend Java work to an objectivesql project, showing an ability to extend software tooling and unit-test ANSI SQL features. Known for bridging algorithmic design and pragmatic system verification, he combines low-level RTL rigor with system-level validation and emulation skills.
Contributions:189 commits, 20 PRs, 1041 pushes in 2 years 1 month
Contributions summary:Yeong primarily contributed to adding and modifying core functionalities within the `objectivesql` project, focusing on Java syntax for SQL generation. Their work included the implementation of SQL functions, modifying code related to transactional aspects, and adding unit tests for ANSI functions. The user made significant changes to existing files, adding new functionality to the project. They enhanced the project by implementing and expanding the SQL feature set.
Contributions:3 commits, 106 pushes, 2 branches in 5 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Yeong Wang - Principle Design Engineer at Broadcom Inc.