Yi-min Lin is a Digital Design Engineer with 9 years of experience designing high-performance ECC and storage controller IPs for SSDs and wireless SoCs, currently contributing at Google from San Jose. He brings deep algorithm-to-RTL expertise in BCH, RS, LDPC and TPC codes, combined with practical NAND flash, FTL and 3D XPoint memory controller experience across Micron, Intel and SK Hynix. His background spans both communications baseband (60GHz, LTE/5G, Bluetooth) and storage verification, including power analysis and FPGA prototyping to characterize LDPC error floors. A PhD-trained codec implementer, he has a track record of tape-outs and low-power, area-efficient encoder/decoder IPs that converted academic soft-decoding research into production silicon. Notably, he and his teams shipped controller back-end logic for Micron’s first 3D XPoint SSD and led SK Hynix’s first in-house LDPC implementation, reflecting a rare blend of research, silicon bring-up, and product delivery.
9 years of coding experience
8 years of employment as a software developer
Doctor of Philosophy (Ph.D.), Electrical and Electronics Engineering, Doctor of Philosophy (Ph.D.), Electrical and Electronics Engineering at National Chiao Tung University
Bachelor of Science (BS), Electrical and Electronics Engineering, Bachelor of Science (BS), Electrical and Electronics Engineering at National Tsing Hua University
Contributions:20 commits, 19 pushes, 1 branch in 3 days
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.