Yiwei Yang is a founder and fourth-year Ph.D. candidate in Computer Science at UC Santa Cruz specializing in hardware-software co-design for next-generation memory and heterogeneous systems. He leads research on Slug Architecture leveraging CXL and UCIe to offload memory bus control and accelerate data access across distributed endpoints, and he applies that work commercially through zett.ai to redefine AI infrastructure with fully disaggregated, heterogeneous architectures. With a decade of engineering experience that includes AI compiler and production engineering internships at Oxmiq Labs and Jump Trading, he bridges low-level systems innovation and practical deployment. Based in California and Shanghai, he combines academic rigor with startup pragmatism and a keen interest in turning architectural research into marketable infrastructure. Notably, his approach emphasizes adaptive software that provides semantic hints to specialized hardware while gracefully falling back when acceleration isn’t possible.
10 years of coding experience
Bachelor's Degree, Computer Science, Bachelor's Degree, Computer Science at ShanghaiTech University
Contributions:25 commits, 27 pushes, 1 branch in 1 year 1 month
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.