Yu Zeng

Applied Scientist at Amazon Web Services (AWS)

New Jersey, United States
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

👤
Senior
🎓
Top School
Yu Zeng is an applied scientist with nine years' experience at the intersection of formal methods, program synthesis, and hardware verification, currently building automated reasoning solutions at AWS. He holds a PhD from Princeton where his research bridged compilers and formal techniques, and he applied that expertise to chip-scale formal verification as a senior engineer at NVIDIA. Based in New Jersey, Yu combines deep academic rigor with pragmatic product-focused engineering, shipping tools that make correctness auditable in complex systems. His background in microelectronics from Fudan and advanced electrical engineering training informs a hardware-aware approach to software verification, and his public website highlights research and tooling that emphasize automation and reproducibility.
code8 years of coding experience
job2 years of employment as a software developer
bookPhD candidate (Passed Doctoral Qualifying Exam) Electrical Engineering, PhD candidate (Passed Doctoral Qualifying Exam) Electrical Engineering at University of Michigan
bookBachelor's degree Microelectronics, Bachelor's degree Microelectronics at Fudan University
bookDoctor of Philosophy - PhD Computer Engineering, Doctor of Philosophy - PhD Computer Engineering at Princeton University
github-logo-circle

Github Skills (20)

architecture9
hardware9
cycle7
fpga6
asic6
simulation6
spatial5
lattice5
julia4
risc-v3
accelerator3
semantics3
machine-learning2
scalable2
transfer-learning2

Programming languages (4)

RacketScalaVerilogAssembly

Github contributions (5)

github-logo-circle
yuzeng2333/detr

Apr 2023 - Jan 2024

End-to-End Object Detection with Transformers
Contributions:160 pushes in 9 months
yuzeng2333/autoGenILA

Aug 2019 - Dec 2022

Automatic generation of architecture-level models for hardware from its RTL design.
Contributions:980 commits, 17 PRs, 153 pushes in 3 years 4 months
rtlautomatic-generationarchitecturehardware
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial