Yun Liu is a device modeling leader with 12+ years of experience driving compact and behavioral model development for memory technologies, currently serving as Director/Principal Engineer at Intel in Sunnyvale. He combines deep semiconductor device physics expertise—CMOS, BJT, passives, LDE, mismatch and noise modeling—with hands-on characterization (DC/CV/RF/noise) and automated extraction workflows. Yun has a strong track record of building model libraries and Monte Carlo/reliability flows for NAND and 3DXP, and has led cross-functional teams delivering production-ready BSIM, Verilog-A, and BEOL models. He pairs lab and CAD proficiency (Cadence, Keysight ADS, ICCAP, LabVIEW, JMP, MATLAB, Linux scripting) to shorten project timelines through automation and tooling. Notably, he devised physical-data-driven corner and statistical modeling methods that slashed manual effort and institutionalized new practices across teams. His background spans both device R&D and managerial leadership, bridging measurement, modeling, and design for high-speed and RF applications.
Contributions:1 PR, 64 pushes, 21 branches in 1 year 4 months
reactnodejscrosswalktypescriptshowcase
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.