Zeeshan Rafique is a CPU Verification Engineer based in Barcelona with 8 years of hands-on experience in RISC-V microarchitecture and hardware verification. He has driven ISA and coherence validation for out-of-order RISC-V cores—achieving 94% ISA coverage—by building UVM testbenches, generating assembly tests, and automating CI with Python. His background spans tapeout experience on SKY130 (Azadi-SoC via Google Open-MPW), FPGA-based emulation on AWS, and contributions to award-winning open projects like the SERV core MDU integration. Comfortable across research and industry, he blends low-level RTL work, multi-core coherency debugging, and system-level test automation. Colleagues rely on him for turning complex decoder and instruction-set features into robust regression suites that scale across nightly and weekly pipelines.
8 years of coding experience
2 years of employment as a software developer
Electrical Engineering, Computer Systems Engineering, Electrical Engineering, Computer Systems Engineering at Usman Institute of Technology
Contributions:11 commits, 3 PRs, 4 pushes in 1 year 5 months
risc-vrisccompressedassembler
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.