Zhangxiaowen Gong is a research scientist at Intel Labs' Parallel Computing Lab with nine years of experience in computer architecture and compiler-aware optimization for DNNs on shared-memory machines. He earned his PhD from UIUC under Prof. Josep Torrellas, where his thesis and publications (including a MICRO 2020 paper) advanced sparsity-aware hardware and software techniques for training and inference. His background blends rigorous academic research with industry impact from internships at Qualcomm and Apple, where he delivered practical tools and ML-driven performance models. Known for designing a novel vector processing unit prototype validated in cycle-level simulation, he combines simulator-driven architecture design with compiler and systems expertise. Based in Fremont, CA, he brings a track record of turning theoretical insights into validated architectural designs that improve DNN efficiency on CPUs.
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Zhangxiaowen Gong - Research Scientist at Intel Labs