Zhen Wei is a Staff Performance Architect with nine years of experience designing software that architects hardware, currently driving performance modeling and microarchitectural exploration at SiFive. He specializes in RISC-V vector architectures, having developed instruction-level simulators, vector load-store unit models, and tooling that bridges RTL, performance models, and compilers to accelerate iteration and correlation. Zhen has a strong record of cross-functional collaboration—partnering with architects, RTL designers, and compiler teams—to evaluate tradeoffs in performance, area, and power for cores like P670/P870 and X280/P270. His background combines academic research on Cray-style and modern vector units with hands-on engineering at SiFive, where he contributed to MAP, the open-source CPU simulation framework. Based in Taoyuan City, Taiwan, he brings a pragmatic blend of simulation, modeling, and software engineering to squeeze real-world performance from vector hardware.
9 years of coding experience
6 years of employment as a software developer
Master's degree, Computer Science, Master's degree, Computer Science at 國立臺灣大學
Bachelor's degree, Transportation Science, Bachelor's degree, Transportation Science at 國立成功大學
Contributions:4 reviews, 2 PRs, 12 pushes in 2 months
suitezones
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.