Summary
Zheng Jiang is a railway signalling engineer and software developer with nine years of experience building safety-critical tools for rail operators and suppliers in the Greater Paris region. He designs and implements end-to-end platforms—from tablet and desktop field apps to back-office systems—combining C++14/Qt, database modeling, and functional logic in OCaml to deliver dematerialized maintenance and quality-control workflows. His work spans generic signaling core architecture using UIC RailTopoModel, bespoke simulators for timetable and punctuality analysis, and CAD tooling for high-speed line signaling programs. Comfortable bridging domains, he also translates technical documentation across French, English and Chinese, which helps accelerate cross-border projects. Colleagues value his blend of hands-on coding, formal modeling and practical railway know-how that reduces on-site complexity. An engineer by training (Guangdong University of Technology; ENSEA), he quietly pairs low-level kinematics modeling with user-focused interfaces to make complex signalling rules usable in the field.
9 years of coding experience
4 years of employment as a software developer
Engineer's Degree, Automatics & Power Electronics, Engineer's Degree, Automatics & Power Electronics at ENSEA
B.S, Electrical Engineering, B.S, Electrical Engineering at Guangdong University of Technology
Chinese, French, English, Chinese