Summary
Zhimeng Li is a Design Verification Engineer with eight years of hands-on experience in RTL logic design, verification, synthesis, and timing analysis for ASIC/SoC projects. Based in Raleigh, NC and trained in nanoelectronics and photonics (M.S., NCSU; B.S., Nankai), he combines strong Verilog and Synopsys toolchain skills with working knowledge of SystemVerilog/UVM, C++, TCL and Perl. At Analog Devices he applies practical EDA flow expertise and a fundamentals-first understanding of high-performance processor design and chip integration. Earlier roles in optical testing and laser systems sharpened his experimental rigor and data-driven troubleshooting approach. Detail-oriented and organized, he is comfortable translating specifications into synthesizable RTL and verifiable testbenches while collaborating across teams. An unusual strength is his cross-domain background bridging photonics hardware testing and digital verification, which helps him reason about signal integrity and system-level interactions.
8 years of coding experience
Master of Science (M.S.), Nanoelectronics and Photonics, Master of Science (M.S.), Nanoelectronics and Photonics at North Carolina State University
Bachelor of Science (B.S.), Nanotechnology and photonics, Bachelor of Science (B.S.), Nanotechnology and photonics at Nankai University